16. Sequential logic
SR latch
Formula
Tags
Detail
Computes SR latch from the circuit model and the stated conditions.
Variables
- bits
- Enableenable level (not an edge).
Conditions
- SR latch sensitive to the Enable level, not an edge; S=R=1 is forbidden.
Conventions
- s, Hz or dimensionless
Last reviewed: 2026-09-19