15. Combinational logic
Static hazard
Formula
Tags
Detail
Computes Static hazard from the circuit model and the stated conditions.
Variables
- Logic inputs and outputs \{0,1\}. The Karnaugh map minimizes
Conditions
- Combinational logic with no memory; hazards depend on gate delay.
Conventions
- dimensionless (logic)
Last reviewed: 2026-09-19